Electrical Properties of Ultrathin Hf-Ti-O Higher k Gate Dielectric Films and Their Application in ETSOI MOSFET by Yuhua Xiong et al.
NANO EXPRESS Open Access
Electrical Properties of Ultrathin Hf-Ti-O
Higher k Gate Dielectric Films and Their
Application in ETSOI MOSFET
Yuhua Xiong1* , Xiaoqiang Chen1, Feng Wei1, Jun Du1, Hongbin Zhao1, Zhaoyun Tang2, Bo Tang2,
Wenwu Wang2 and Jiang Yan2
Abstract
Ultrathin Hf-Ti-O higher k gate dielectric films (~2.55 nm) have been prepared by atomic layer deposition.
Their electrical properties and application in ETSOI (fully depleted extremely thin SOI) PMOSFETs were studied.
It is found that at the Ti concentration of Ti/(Ti + Hf) ~9.4%, low equivalent gate oxide thickness (EOT) of ~0.69 nm and
acceptable gate leakage current density of 0.61 A/cm2 @ (Vfb − 1)V could be obtained. The conduction mechanism
through the gate dielectric is dominated by the F-N tunneling in the gate voltage range of −0.5 to −2 V. Under the
same physical thickness and process flow, lower EOT and higher Ion/Ioff ratio could be obtained while using Hf-Ti-O as
gate dielectric compared with HfO2. With Hf-Ti-O as gate dielectric, two ETSOI PMOSFETs with gate width/gate length
(W/L) of 0.5 μm/25 nm and 3 μm/40 nm show good performances such as high Ion, Ion/Ioff ratio in the magnitude of
105, and peak transconductance, as well as suitable threshold voltage (−0.3~−0.2 V). Particularly, ETSOI PMOSFETs show
superior short-channel control capacity with DIBL <82 mV/V and subthreshold swing <70 mV/decade.
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Background
On the basis of International Technology Roadmap
for Semiconductors (ITRS) 2013 [1], reduction of the
equivalent gate oxide thickness (EOT) below 0.7 nm
with appropriate metal gates remains as the most
difficult challenge associated with the future device
scaling.
Hf-based oxide high-k has been applied in 45- [2], 32-,
22-, and 14-nm technology nodes. An apparent way to
scale EOT is to reduce the physical thickness of the
Hf-based oxide. However, there is little room in this
direction. One of the possible EOT scaling approaches
is to introduce a new high-k material with k value
greater than that of HfO2 [3, 4], particularly higher k
(k > 30) [1].
Considering the process compatibility of Hf-based
oxide high-k, investigation on the electrical properties
of Hf-based higher k gate dielectrics is of significance
in extending Hf-based high-k to the future nodes as
well as continuing CMOS scaling. One way to increase
the permittivity of HfO2 is combining it with very
high-k materials, for instance TiO2 with a k value of
50~80 due to remote phonon scattering [5, 6]. Intro-
ducing Ti into HfO2 could tune the k value according
to the Ti content, thus achieving desired k value [7, 8].
Ultrathin EOT (~8 Å) was achieved by using bi-layer
sputtered TiO2/HfO2 dielectric with effective permit-
tivity ~36 [9].
Recently, as the mainstream bulk devices face
formidable challenges to scale beyond 20-nm node,
there is an increasingly renewed interest in fully
depleted devices such as FinFET and ETSOI for con-
tinued CMOS scaling [10]. ETSOI MOSFET is con-
sidered as one of the main options for continued
MOSFET scaling in 22- and 16/14-nm technology
nodes, owing to its superior short-channel control
capacity and immunity to random dopant fluctuation
[11–14].
The previous studies have rarely utilized Hf-Ti-O
higher k in short-channel MOSFET especially ETSOI
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MOSFET to investigate the effect of Hf-Ti-O on de-
vice performances including Ion/Ioff ratio (switch ratio)
and short-channel effects. Investigation on the appli-
cation of Hf-Ti-O higher k in ETSOI MOSFET, a new
device structure will help to evaluate practicability of
Hf-Ti-O in the future technology nodes and continue
CMOS scaling.
In this study, in order to obtain EOT below 0.7 nm,
ultrathin Hf-Ti-O higher k gate dielectric films (~2.55 nm)
have been prepared by atomic layer deposition (ALD).
Their electrical properties and application in short-
channel ETSOI PMOSFETs were studied. For contrast,
MOS capacitor and ETSOI MOSFET with HfO2
(~2.55 nm) as high-k gate dielectric were prepared as
control samples.
Methods
Preparation of the Hf-Ti-O Higher k and MOS Capacitors
The MOS capacitors were prepared on 8-in. p-Si
(100) substrates with a resistivity of 8~12 Ω cm.
Since high k/Si interface quality is critical to the EOT
scaling and device performance, ~0.6-nm SiO2 inter-
facial layer (IL) was intentionally grown by ozone oxi-
dization of Si before Hf-Ti-O higher k deposition.
[(CH3)(C2H5)N]4Hf and TiCl4 were used as the metal
precursors. Deionized water was chosen as an oxygen
source and N2 (99.999%) as a carrier and purge gas. The
substrate temperature was kept at 300 °C. Sixteen-cycle
HfO2/4-cycle TiO2/16-cycle HfO2 sandwich structure was
utilized to reduce the Ti diffusion. As for the control
sample, 34-cycle HfO2 was prepared. Then, PDA (post
deposition annealing) in 90% N2/10% O2 at 450 °C for
15 s was performed. Then, the TiN was used as the
metal gate with a gate area of 100 × 100 μm2 and W as
the capping layer. After gate patterning, backside Al
was deposited for the ohmic contact and the forming
gas annealing was carried out in 95% N2/5% H2 at
450 °C for 20 min.
Characterization of the Hf-Ti-O Higher k/IL/Si Stack and
Electrical Properties
The gate stack structure was characterized by high-
resolution transmission electron microscopy (HRTEM).
The Hf-Ti-O film composition and interfacial reaction
were investigated by XPS. High-frequency capacitance–
voltage (C–V) at 1 MHz and gate leakage current
density-gate voltage (Jg–Vg) measurements were per-
formed for the MOS capacitors. The EOT and flat-band
voltage (Vfb) were extracted by fitting the measured
high frequency C–V data through a C–V simulator
developed by UC Berkeley, including quantum mechanical
effect.
Preparation of the ETSOI PMOSFETs
The ETSOI PMOSFETs were fabricated on 8-in. SOI
wafers with a buried oxide (BOX) thickness of 145 nm
by using gate last process scheme. Top Si was thinned to
~8.5 nm. Dummy polysilicon gate was formed followed
by a thin spacer (~8 nm). Faced raised source and drain
were in situ epi-grown with boron doped. Silicon loss in
source and drain areas should be carefully controlled to
form high quality SiGe. RTA (rapid thermal annealing)
was performed to drive in dopants to form extensions.
After silicide and interlayer dielectric (ILD) formation,
dummy gate was removed. Then, the preparations of
interfacial layer and Hf-Ti-O higher k films for ETSOI
PMOSFETS were entirely the same as those for the
capacitor. TiN was selected as PMOSFET work function
metal.
Characterization of the ETSOI MOSFET Performance
The device performances were extracted from the
typical transfer characteristics measurement of the
drian current (Id) versus gate voltage (Vg), where the
threshold voltages (Vt) were extracted through the
constant current method when Id equals to 0.1 μA
(W/L).
Results and Discussion
Characterization of the Hf-Ti-O Higher k/IL/Si Stack
Figure 1 shows the high-resolution cross-section TEM
image of Hf-Ti-O higher k/IL/Si stack. It could be seen
that the Hf-Ti-O film is about 2.55 nm thick and re-
mains amorphous after PDA at 450 °C. The interfacial
layer thickness is about 0.57 nm.
Figure 2 illustrates the O 1s spectra of Hf-Ti-O/IL/
Si stack. It is found that O 1s peak could be fitted by
a standard Gaussian curve-fitting procedure and could
be deconvoluted into three subpeaks, corresponding
to Hf(Ti)-O (530.2 eV), Si-O (532.3 eV), and silicate
Hf(Ti)-O-Si (531.4 eV), respectively, showing the
formation of interfacial silicate. Additionally, XPS
analysis shows that the atomic ratio of Ti/(Hf + Ti) is
~9.4%.
Characterization of the Electrical Properties of Hf-Ti-O
Higher k/IL/Si Stack
Figure 3 demonstrates the measured and simulated
C–V characteristics of the MOS capacitors with Hf-
Ti-O (a) and HfO2 (b) as gate dielectrics, where the
labeled dots denote the measured data and the solid
curves show the simulated C–V curves. The EOT of
TiN/Hf-Ti-O/IL/Si stack is extracted to be 0.69 nm
from Fig. 3a. Furthermore, the effective permittivity of
laminated Hf-Ti-O/IL (interfacial layer) is calculated
to be as high as 17.6 for which two reasons are re-
sponsible. One is the higher permittivity of Hf-Ti-O
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higher k which should be greater than 30 on the basis
of our previous study [15]. The other is the formation
of interfacial silicate layer whose permittivity is
greater than that of SiO2. In addition, the smooth
and distortionless C–V curves also indicate the good
interface quality and low interface state density. The
flat-band voltage (Vfb) is about −53.5 mV.
The extracted EOT of MOS capacitor with HfO2 as
gate dielectric is 0.85 nm (as shown in Fig. 3b), greater
than that of MOS capacitor with the same physical
Fig. 2 (Color online) XPS analysis of O 1s core level for Hf-Ti-O/IL/Si stack
Fig. 1 (Color online) High-resolution cross-sectional TEM image of the Hf-Ti-O/IL/Si stack
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thickness Hf-Ti-O as gate dielectric. The calculated
effective permittivity of laminated HfO2/IL is 14.3. Since
the capacitors formed by the laminated high k/interfacial
layer are series capacitors, the permittivities of HfO2 and
Hf-Ti-O are calculated to be 20.2 and 30.0, respectively,
while assuming the interfacial layer is of the same per-
mittivity of ~6.2.
It is known that the low EOT is helpful in increasing
the Idsat (saturation drive current) [16] and reducing the
short-channel effects (SCE) [17], thus improving the
control capacity of gate bias voltage on the channel
charges. Lower EOT could be obtained by using Hf-Ti-O
higher k compared with HfO2 with the same physical
thickness, suggesting Hf-Ti-O is beneficial to decrease
Fig. 3 (Color online) Capacitance–voltage (C–V) curves at 1 MHz with a gate area of 100 × 100 μm2 a with Hf-Ti-O as gate dielectric and b with
HfO2 as gate dielectric
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SCE. Additionally, the extracted flat-band voltage (Vfb) is
about −25.1 mV.
Integration of higher k materials, while limiting the
fundamental increase in gate tunneling currents due
to band-gap narrowing, are also challenges to be
faced [1]. The gate leakage current density (Jg) versus
gate voltage (Vg) for TiN/Hf-Ti-O/IL/Si stack is
demonstrated in Fig. 4a. Jg < 1 A/cm
2 @ (Vfb − 1)V is
acceptable in 22-nm technology node and beyond. In
the present study, the Jg at Vg = (Vfb − 1)V is 0.61 A/
cm2, which is at least five orders lower than that of
SiO2 at the same EOT of 0.69 nm [9, 18], and is
slightly lower than that of TaN/TiO2/HfO2/Si stack
with ~0.8-nm EOT [9], while the Jg at Vg = (Vfb − 1)V
is 7.3 × 10−2 A/cm2 while using HfO2 as gate dielec-
tric (not shown here).
It is known that TiO2 has smaller band gap and
conduction band offset compared with HfO2 [16],
Fig. 4 a Gate leakage current density versus gate voltage (Jg–Vg). b F-N tunneling mechanism
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leading to the reduction in band gap and conduction
band offset of Hf-Ti-O. However, it is reported that if
the Ti content in the Hf-Ti-O films is no higher than
21%, the conduction band offset is still greater than
1.06 eV [8]. Thus, the less Ti concentration of ~9.4% in
Hf-Ti-O higher k influences the band gap, band offsets,
and Jg not too much. In particular, the intentionally grown
SiO2 interfacial layer also helps to decrease the gate leak-
age current. As a result, the acceptable gate leakage
current density with low EOT of ~0.69 nm was ob-
tained in this study.
It is known that oxygen vacancies are the intrinsic de-
fects in HfO2 [19, 20]. As for TiO2, oxygen migration
leads to oxygen vacancies [21], the common defects in
TiO2. Oxygen vacancies decrease the resistivity of TiO2,
which makes TiO2 an n-type semiconductor [22, 23].
Thus, the conduction mechanism through the Hf-Ti-O
gate dielectric is expected to be dominated by the
Poole–Frenkel emission, a trap-assisted mechanism due
to oxygen vacancies. Whereas, it is found that in the
gate voltage range of −0.5 to −2 V, there exists a rela-
tionship of ln J g
V 2g
 
∝ 1Vg ; as shown in Fig. 4b, showing
that the gate leakage current follows Fowler–Nordheim
tunneling [17], an electric field-assisted tunneling mech-
anism. Fowler–Nordheim tunneling occurs when the
electric field is rather large, namely the gate dielectric is
rather thin. The possible suppression of oxygen vacancy
formation or oxygen migration in the HfO2/TiO2/HfO2/
IL stack still needs further study.
Low EOT of ~0.69 nm and acceptable gate leakage
current density for the MOS capacitor indicate the
scalability of Hf-based Hf-Ti-O higher k to 10-nm tech-
nology node and beyond.
Characterization of the ETSOI MOSFET Performance
In our previous study, we found that for the ETSOI
PMOSFET with a W/L of 3 μm/25 nm and with Hf-
Ti-O as gate dielectric, when the linear threshold
voltage (Vtlin at Vds = −0.05 V) and saturation thresh-
old voltage (Vtsat at Vds = −0.9 V) were −0.21 and
−0.16 V, respectively, the obtained Ion/Ioff ratio was
3.2 × 104 [24], showing good performances while using
Hf-Ti-O films as the high k gate dielectric.
For comparison, the ETSOI PMOSFET with the
same physical thickness HfO2 as gate dielectric was
prepared. Under the same process flow, the extracted
Vtlin and Vtsat were −0.22 and −0.17 V, respectively,
and the obtained Ion/Ioff ratio was 1.34 × 10
4 (as
shown in Fig. 5). In other words, under the same
physical thickness, lower EOT and higher Ion/Ioff ratio
could be obtained while utilizing Hf-Ti-O as gate
dielectric, suggesting the potential of Hf-Ti-O as
higher k.
The Ion/Ioff ratio illustrates the switching perform-
ance of a MOSFET at a certain gate bias voltage.
The higher the Ion/Ioff ratio, the shorter the switching
time. In this study, some process parameters were
adjusted in order to increase the Ion/Ioff ratios of
ETSOI PMOSFETs with Hf-Ti-O as high k gate
dielectric. Subsequently, two ETSOI PMOSFETs with
two gate width/gate length of 0.5 μm/25 nm and
3 μm/40 nm were prepared. Figure 6 shows the
typical transfer characteristics (Id–Vg) of two ETSOI
PMOSFETs. The device parameters are listed in
Table 1. It is found that for both PMOSFETs, they
have suitable threshold voltage in the range of −0.3~
−0.2 V. For the PMOSFET with W/L of 0.5 μm/25 nm,
the linear threshold voltage (Vtlin at Vds = −0.05 V) and
saturation threshold voltage (Vtsat at Vds = −0.9 V)
are −0.35 and −0.28 V, respectively. For the PMOS-
FET with W/L of 3 μm/40 nm, Vtlin and Vtsat are −0.27
and −0.22 V, respectively. For two PMOSFETs with W/L
of 0.5 μm/25 nm and 3 μm/40 nm, their extracted on-
state drive currents (Ion) are 246 and 453 μA/μm, re-
spectively, and their Ion/Ioff ratios are 1.12 × 10
5 and
1.56 × 105, respectively.
Fig. 5 (Color online) Typical transfer characteristics (Id–Vg) of two ETSOI PMOSFETs with W/L = 3 μm/25 nm (—black square—Vds = −0.05 V,
Vds = −0.9 V). a With HfO2 as gate dielectric. b With Hf-Ti-O as gate dielectric
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Specially, ETSOI PMOSFETs with Hf-Ti-O as high k
gate dielectric have superior short-channel control cap-
acity with low DIBLs (DIBL, drain-induced barrier low-
ering) which are 82 and 59 mV/V for PMOSFETS with
W/L of 0.5 μm/25 nm and 3 μm/40 nm, respectively. It
is concluded that short-channel effects (SCE) are well
controlled even for gate length downscaled to 25 nm.
Modern bulk MOSFETs usually have a subthresh-
old swing (SS) of 100 mV/decade or more, and typ-
ical values for the subthreshold swing in ETSOI
MOSFETs are 70~80 mV/decade [25]. In this study,
lower subthreshold swings, 70 and 66 mV/decade at
Vds = −0.9 V for PMOSFETs with a gate width/gate
length of 0.5 μm/25 nm and 3 μm/40 nm, respectively,
have been achieved. Moreover, low SS also indicates excel-
lent interface quality [18].
In thin body devices, short-channel effects are
controlled by the body thickness instead of the channel
doping. The extremely thin top Si film limits naturally
the source/drain junction depth as well as the depletion
region of source/drain junction, thus improving the
DIBL property related with short-channel effects and
subthreshold characteristics, as well as lowering the
static power consumption.
Fig. 6 (Color online) Typical transfer characteristics (Id–Vg) of two ETSOI PMOSFETs with Hf-Ti-O as gate dielectric ((—black square—Vds = −0.05 V,
Vds = −0.9 V). a W/L = 0.5 μm/25 nm. b W/L = 3 μm/40 nm
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Figure 7 demonstrates the transconductance (gm) ver-
sus gate voltage (Vg) curves. The high peak transconduc-
tances (gm) of 522 and 856 μS/μm (also listed in Table 1)
for PMOSFETs with W/L of 0.5 μm/25 nm and 3 μm/
40 nm, respectively, also show well-behaved transistor
characteristics.
Conclusions
In summary, low EOT of ~0.69 nm, acceptable gate
leakage current density, and good PMOSFET perfor-
mances including high Ion, Ion/Ioff ratio, gm, and suitable
threshold voltage, as well as low Ioff, DIBL, and SS for
two ETSOI PMOSFETs with a gate width/gate length of
0.5 μm/25 nm and 3 μm/25 nm could be obtained while
utilizing Hf-Ti-O higher k gate dielectric, appropriate
high k/Si interface processing technology, and metal
gates. The conduction mechanism through the gate di-
electric in NMOS capacitor is dominated by the F-N
tunneling in the gate voltage range of −0.5 to −2 V in-
stead of Poole–Frenkel emission. Compared with HfO2,
lower EOT and better ETSOI PMOSFET performance
could be obtained while using Hf-Ti-O gate dielectric.
Namely, Hf-Ti-O has the potentiality to be used as
higher k and is promising in extending the application of
Hf-based high k in 10-nm technology node and beyond,
although further research on optimizing technological
parameters to improve the performances of ETSOI
PMOSMETs is still needed. The combination of higher k
gate dielectric material and new ETSOI device structure
will help to improve transistor performance and con-
tinue CMOS scaling.
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